view dot_config/helix/runtime/queries/verilog/indents.scm @ 878:837fdac1f972 draft

feat: add some verilog indent options
author Zeger Van de Vannet <zeger@vandevan.net>
date Wed, 17 Apr 2024 08:08:21 +0200
parents
children
line wrap: on
line source

[
 (module_declaration)
 (seq_block)
] @indent

[ 
  "end"
  "endmodule"
] @outdent